

Richard M. Goodin, PE

659 Cary Towne Blvd. ● Suite 205 ● Cary NC 27511-4219

rich@goodin.com ● (919) 362-1396

Goodin & Associates, Inc., Cary, NC. *February 1990 – Current.*

President/Chief Consultant - consulted on various projects including the following:

Hardware:

- Developed an electronics package for an underwater rebreather. Responsibilities included system electronics architecture, board design on all system boards, board bringup, firmware architecture and gas control firmware implementation.
- Provided VGA expertise to design team designing new VGA core for client's graphics accelerators.
- Developed an FPGA based system on chip implementation for military applications. Responsibilities included system electronics architecture, board design on all system boards, FPGA synthesis, and board bringup.
- Architect and implement a 2D graphics and video accelerator for palmtop to light laptop use. Responsibilities included system architecture and system design in Verilog.
- Architected and implemented a high reliability 10GigE Fabric Link for an MPLS switch. Responsibilities included Verilog design and synthesis.
- Testing and analysis of extensions to current graphics architecture to meet Xbox graphics requirements.
- Developed a high performance 32 bit VGA module in synthesizable Verilog designed to provide VGA compatibility for 3D systems. Responsibilities included design, compatibility testing and synthesis. Eventually resold implementation to 6 companies with a variety of simulation, synthesis and verification requirements.
- Architected and assisted in design of a hardware add-on processor to accelerate OpenGL and DirectX 7 transform and lighting.
- CDRAM evangelist. Promoted and assisted adoption of Mitsubishi's CDRAM technology for use in graphics systems.
- Architected and assisted in design of a medium performance 3D accelerator chip using embedded DRAM technology.
- Participated in the simulation, testing and development of a high performance graphics accelerator for the DEC Alpha architecture.
- Architected and developed a Verilog based multiprocess hardware simulation environment for hardware verification.

Software:

- Implemented 2D Windows 2000 and Windows XP drivers for Peritek hardware.
- Architected OpenGL and DirectX firmware for massively parallel MIMD implementation. Responsibilities include development of software architecture, software functional simulator and development of interface software for Verilog simulation.
- Implemented an OpenGL port for Voodoo graphics hardware optimized for game requirements.
- Participated in the architecture and development of Data General's Aview graphics library.
- Developed high speed anti-aliasing algorithms targeted at an Intel i860 based multiprocessor graphics accelerator.

05/06/10

Litigation:

- Software analysis in support of an infringement case in the areas of digital flat panel television.
- Software analysis in support of an infringement case in the area of digital imaging.
- Software analysis in support of an infringement case in the areas of video scaling, user interface and digital audio.
- Verilog analysis in support of an infringement case in the area of DMA devices.
- Analyzed Intel processor and chipset implementations in IHDL and VHDL to look for infringing implementations.
- Analyzed Intel and Via chipset implementations in VHDL and Verilog source to look for infringing implementations.

Apple Computer, Cupertino, CA. *November 2004 – October 2006.*

Senior Engineer:

Lead engineer responsible for architecture and implementation of Apple's proprietary EFI graphics extensions across Nvidia, ATI and Intel based platforms. Responsibilities included system architecture and driver design. Implemented Intel drivers for two generations of Intel graphics architectures. Represented Apple in negotiations with EFI group at Intel. Interfaced with driver developers at NVidia and ATI.

Raydiant, Inc., Santa Clara, CA. *January 1999 – October 1999.*

Chief Scientist:

Lead hardware and software architect for advanced scalable PC graphics accelerator. Responsibilities included research and development of hardware acceleration of advanced graphics features and managing architecture group.

Sun Microsystems, Morrisville, NC. *April 1988 - January 1990.*

Member of Technical Staff/Architect:

- Co-architected and implemented the Renderman compliant, high-quality rendering component of Sun's SunVision visualization product.
- Co-architected Sun's XGL proprietary graphics library.
- Developed new approaches for the graphics library and windowing software for a multiprocessor, i860 based, visualization accelerator.
- Ported SunPHIGS to Sun's TAAC-1 application accelerator.
- Implemented NURBS curve and surface extensions to the TAAC-1 graphics library.

Sun Microsystems, Mountain View, CA. *January 1987 - March 1988.*

Software Manager

Managed a ten person group developing software for direct surface rendering accelerator.

Quanta Corporation, Salt Lake City, UT. *August 1985 - January 1987.*

Project Engineer/Graphics

Specifically hired for the purpose of developing a high performance, real-time 3D animation system for use in video production.

Racore Corporation, Salt Lake City UT. *March 1985 - August 1985.*

Chief Engineer

Conceived, designed, implemented and readied for production a very low cost LAN for the IBM PC family.

Evans & Sutherland, Salt Lake City, UT. *November 1981 - March 1985.*

Advanced Development

Worked directly with Vice President of Advanced Development to research and develop new graphics directions.

Project Engineer

Developed three software and two hardware products to integrate the PS300 graphics display system into the IBM environment.

Sperry Univac GSD, Salt Lake City, UT. *January 1979 - November 1981*

Project Engineer

Wrote communications, display and peripheral microcode for a sophisticated terminal featuring advanced windowing and virtual communications.

Education:

Bachelors of Electrical Engineering, University of Delaware, September 1976 – December 1978. Minor in Mechanical Engineering. Completed 4 year program in 2 ½ years.

Professional:

Senior Member IEEE

Senior Member ACM

Junior Member AIPLA

Registered to practice before the United States Patent and Trademark Office

Licensed as a Professional Engineer in the state of North Carolina